

Gate-all-around Si nanowire FET with low thermal-budget process for monolithic three-dimensional integrated circuits

Tung-Ying Hsieh

Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan

Abstract

For 3D monolithic integrated (3DMI) technology, the most important task is to fabricate high performance stackable device and prevent damage on underlying device and structure during processes. In this article, we propose a green nanosecond laser crystallization and laser spike anneal process to fabricate 3D stackable ultra-thin body transistors and realize a sequentially layered integrated circuit. As identified, the possible failure mechanism of underlying device using laser process is the directly penetrated laser light and the heat from the high temperature surface. By optimizing the process conditions and stacking layer thickness, we can reduce the thickness of interlayer dielectric to about 200-nm-thin which quite reducing the delay and power loss from interconnects for 3DIC.

Received: January 10, 2022; **Accepted:** January 17, 2022; **Published:** January 31, 2022

Biography

TUNG-YING HSIEH has his expertise in monolithic 3DIC. He used to be an engineer in TSMC. And visiting in Stanford

University to conduct AI chips experiment. Now he is pursuing his PhD in Electronics engineering, NTHU, Hsinchu, Taiwan